Abstract-This paper presents a digital active electrode (DAE) system for multi-parameter biopotential signal acquisition in portable and wearable devices. It is built around an IC that performs analog signal processing and digitization with the help of on-chip instrumentation amplifiers, a 12 bit ADC and a digital interface. Via a standard bus, up to 16 digital active electrodes (15-channels) can be connected to a commercially available microcontroller, thus significantly reducing system complexity and cost. In addition, the DAE utilizes an innovative functionally DC-coupled amplifier to preserve input DC signal, while still achieving state-of-the-art performance: 60 nV/sqrt(Hz) input-referred noise and 350 mV electrode-offset tolerance. A common-mode feedforward scheme improves the CMRR of an AE pair from 40 dB to maximum 102 dB.
I. INTRODUCTION
C ONNECTED personal healthcare, or Telehealth, requires the use of smart miniature wearable devices that can collect physiological and environmental parameters during a user's daily routine, which can then be used to extract biomarkers and to determine personal trends for wellness, disease management, and independent living applications (see Fig. 1 ). IC technology can enable the development of such devices. However, achieving low power operation with medical grade signal quality is an ongoing challenge [1] - [4] .
To improve signal quality, active electrodes (AEs), i.e., the combination of electrodes with in situ amplification, are widely used for wearable biopotential measurements [5] - [8] . Their low output impedance mitigates cable motion artifacts and interference pick-up, thereby facilitating the use of dry electrodes with fast setup time, improved user comfort, and long-term monitoring capability.
However, the analog outputs of most state-of-the-art AE systems lead to several drawbacks [5] . Analog outputs are intrinsically sensitive to interference, so such AEs require power-hungry analog buffers to reliably drive biopotential signals over long measurement cables. In addition, a complete AE system requires an additional back-end (BE) readout circuit for analog signal processing and digitization of the analog outputs of multiple AEs [5] , [9] . A multi-channel AE system typically requires tens of wires connected to the BE readout circuit, which increases system bulk and leads to poor operational practice. Moreover, gain mismatch limits the CMRR of each pair of AEs, which means that common-mode interference may still significantly degrade the quality of the differentially sensed biopotential signals [10] . This problem is further exacerbated by the mismatch in each AE's electrode-tissue impedance (ETI), especially when dry electrodes are used.
This paper presents a digital active electrode (DAE) IC that integrates instrumentation amplifiers (IAs), low-pass filters (LPFs), a 12-bit SAR ADC, and a digital interface on a single chip [11] . Up to 16 DAE ICs can be connected together in a daisy chain to a generic microcontroller ( C) via an bus, implementing a 15-channel system for multi-parameter biopotential measurement.
The proposed highly integrated DAE solves the aforementioned problems of analog-output AE systems. First, its digital outputs are robust to cable artifacts and mains interferences. Second, it performs on-chip analog signal processing and digitization, thus eliminating the back-end analog signal processor. Third, the use of an interface facilitates star or series connection between multiple DAEs, realizing a more flexible and compact multi-channel system. Last, but not least, the DAE system utilizes a common-mode feedforward (CMFF) technique to boost the CMRR of DAE pairs.
II. IC ARCHITECTURE OVERVIEW
The DAE chip (Fig. 2) can simultaneously monitor biopotential signals (ExG channel), real and imaginary ETI signals (IMP and IMQ channels), and DC and infra-low-frequency (ILF) signals (DC channel). The signal chain starts with a chopper instrumentation amplifier (IA) with a voltage gain of 70, which improves the noise/power tradeoff of the following programmable gain amplifiers (PGAs). The IA contains a ripple reduction loop (RRL) [12] and a DC-servo loop (DSL) [13] into the electrode. The DC outputs of IMP and IMQ then represent the real and imaginary components of the ETI, respectively [5] . The new PGA of the ExG channel includes a notch filter to reject ETI signals at (0 ). This prevents PGA's saturation due to the (large) ETI signals that may occur when dry electrodes are used. The DC channel acquires the DC and ILF signals present at the output of the DSL. In the frequency domain, the normalized gain and phase of the DC channel complements that of the ExG channel, making it possible to reconstruct DC-coupled ExG signals by combining the outputs of the ExG and DC channels [15] , [16] .
These four measurement channels are simultaneously sampled by and connected to an 8-to-1 analog multiplier, through which a back-end microcontroller ( C) selects the channels of interest. A 12-bit SAR ADC [14] digitizes the outputs of these selected channels at 250 S/s to 2 kS/s, and the digital outputs are transmitted to the back-end C through the interface.
III. ANALOG SIGNAL PROCESSING

A. Functionally DC-Coupled IA
Biopotential amplifiers should tolerate at least 300 mV electrode offset [17] . For active electrodes, each IA should handle the same amount of offset with respective to the subject bias voltage. Prior IAs suffer from the tradeoff between electrode offset, input impedance noise and power [18] - [20] . To tolerate large electrode offset, the gain of a true DC-coupled amplifier will be reduced by the need to avoid clipping [18] . Therefore, a high-resolution ADC will be required to digitize the small ( V) biopotential signals superimposed on a much larger (mV) electrode offset, leading to high power dissipation on each channel. In contrast, AC-coupled amplifiers, implemented with passive coupling capacitors, enable low-power rail-to-rail offset rejection [13] , [19] , [20] . But this comes at the cost of filtering out the DC and ILF signals. Capacitively coupled chopper IAs mitigate noise by chopping the input signal before the coupling capacitor [21] , [22] , but their input-impedance is limited by switched-capacitor resistance. AC-coupled IAs with voltage-to-current DSLs solve this problem [15] , [23] . However, these IAs only compensate for a few tens of millivolts of electrode offset, limited either by noise or by the maximum current provided from the feedback loop. This paper presents a functionally DC-coupled chopper amplifier with voltage-to-voltage DSL (Fig. 3 ) to facilitate (large) electrode offsets tolerance, while still maximizing the IA's performance tradeoff. The core IA is implemented with a current balancing IA [23] , chopped at 4k Hz to suppress its flicker noise. This IA architecture provides high input impedance (100 M at 50 Hz) and wide input CM range (0.5-1.2 V), making the IA robust to increased ETI mismatch and DC polarization due to dry electrode interface. The DSL consists of a integrator that monitors the output offset and then cancels it by driving the core IA's inverting input. As a result, the IA can reject up to 350 mV of electrode offset, which is determined by the amplifier's input CM range and noise specification.
An interesting feature of this IA is the preservation of the DC and ILF information, available at the output of the DSL. The IA's normalized AC and DC outputs have complementary gain and phase characteristic (Fig. 4) , so these two outputs can be combined to implement a functionally DC-coupled IA. It has the same transfer function as a true DC-coupled IA, but with much wider DC dynamic range ( 350 mV) in conjunction with high AC gain ( 40 dB). The wide DC dynamic range mitigates electrode offset from dry electrodes, while the high AC gain relaxes the requirement of ADC resolution. The DSL utilizes a weak transconductance 3 S [24] and an external capacitor ( F) for a low cutoff frequency ( 0.5 Hz). In addition, reduces the impedance at input chopping node, significantly reducing the voltage noise contribution from IA's input current noise [25] . To suppress the noise of the DSL and the RRL, both are chopped and run in the background during the operation of the IA. The thermal noise PSD of the core IA, the RRL and the DSL, respectively, is given by where and are the input-referred noise of the core IA, transconductance and , respectively, is input current noise of the current buffer, and are input and output resistors that determine voltage gain of the core amplifier. The total input referred noise of an AE is dominant by the core IA, and large integrator capacitors ( pF and 1 F) are selected to minimize the noise contribution of the core IA, as well as the RRL and the DSL.
At start-up, the weak and the external can take tens of seconds to settle (Fig. 5) . To overcome this, the IA includes a foreground fast-settling path, a stronger in parallel can be temporarily switched on during the start-up, ensuring less than 1 s settling time before ExG acquisition starts.
B. Programmable Gain Amplifier (PGA)
In the ExG channel, the PGA (Fig. 6) provides a programmable gain that facilitates both EEG and ECG applications. Chopper modulation is used to mitigate the low-frequency noise. A notch filter attenuates the ETI signal before it is filtered by the succeeding LPF. The operating principle is similar the RRL. Any in-phase ETI signal at the PGA's output is first converted to an AC current via , which is then de-modulated back to DC and integrated on capacitor . Transconductor up-converts the DC voltage to AC current and feeds it back to the core PGA. This feedback current compensates for the effective ETI current flowing through . On the other hand, the ExG signal at the PGA's output is up-modulated to 1 kHz, and so is suppressed by . The PGA can attenuate the output ETI signal by where and are the input and output DC resistance of the current buffer (CB), respectively. and are the PGA's internal feedback resistors. To maximize the attenuation, the PGA utilizes cascode current buffer and large input resistor 1 M , Fig. 7 shows that the notch filter can reduce the output residual ETI signal ( 1 kHz) by a factor of 40. The core PGA utilizes the same IA architecture but with single-ended output. The coarse gain (2, 10, and 20) is selected via , while is implemented with a 12 bit programmable resistor array and can be trimmed with 50 resolution (Fig. 8) . To achieve this goal, very large CMOS switches are used. can be used to trim the channel gain of two DAEs, and so can improve the CMRR at analog outputs by about 5 dB. However, the CMRR improvement at digital outputs is obscured by the 12-bit ADC's quantization [11] .
To extend the dynamic range of the ETI measurements, two identical PGAs are implemented in the IMP and IMQ channels. These PGAs do not have notch filters and only contain output choppers for ETI de-modulation purposes.
IV. DIGITAL INTERFACE
The built-in digital interface is responsible for data transmission to the digital back-end, as well as for clock generation of analog front-end (AFE). An interface was selected because it only requires 2 wires (SCL and SDA) for bi-directional communication (Fig. 9) , and it is compatible with many commercially available Cs. Although the SPI interface can operate at higher clock speeds (up to tens of MHz), it requires 4 wires (MISO, MOSI, clock, and a separate chip select wire to each IC), which would substantially increase the system's wiring bulk.
Compare to a standard interface, the proposed digital interface allows global write and read to all DAE sensors. A global write configures and synchronizes DAEs at each cycle. A global read enables DAEs sequentially transfer the data back to the master node with only one command. This avoids the need for the master to address each DAE individually, thus reducing the control overhead and the amount of data toggling on the bus.
Each individual DAE chip can be given a 4 bit address via four external pins, allowing up to 16 DAE to be connected to a single C. In order to align the sampling moments of the individual DAE nodes, the back-end C first sends a broadcast packet to all ICs (Fig. 10) . This broadcast packet is identified by each DAE chip independent of its base address on the bus. The broadcast packets realign the sample-and-hold and ADC sampling clocks of each DAE and select two internal measurement channels of each IC (via MUX1 and MUX2 in Fig. 2) , whose outputs will be sent to the C in the next cycle. In this way the back-end C has full control of the DAE and can flexibly select any channel of interest. The broadcast packet is followed by configuration settings from C, including various measurement modes of DAE. The digital outputs of each IC are then transmitted to the C during the next cycle. The internal clocks of each DAE IC are derived from a master clock of 1 MHz, which is generated by a ring-oscillator. The clock generation module outputs configurable 1 kHz to 32 kHz clock, synchronized at each broadcast packet, for internal use by the chopper amplifier, ADC, ETI measurement, and digital logic. For flexibility, both internal clocks and DAE's sample rate are programmable.
V. CMRR ENHANCEMENT
There are two different AE mismatch mechanisms that limit the CMRR between a pair of AEs. The first is ETI mismatch, which is more of a problem with dry electrodes. The amplifier should maintain very large input impedance over the entire ExG bandwidth to mitigate any voltage division. The second is AEs' gain mismatch. Compensating for these mismatches can significantly improve the CMRR and signal quality.
A further challenge for the AE system is the need to achieve a wide CM input dynamic range for each AE. This is because each DAE can be modeled as a single-ended amplifier with a large gain (up to 1400), followed by a 12b ADC. As a result, any CM aggressors (mains interference, motion artifacts) that appear at the DAE's input can easily distort or saturate its readout circuits, even in the absence of any gain mismatch between the DAEs.
Prior arts have employed feedback techniques for improved CMRR and input CM dynamic range. The driven-right-leg (DRL) approach [26] has been widely used to compensate for CM interference by feeding the CM signal back to the subject though a bias electrode (or ground electrode). However, the resulting feedback loop may suffer from instability when the loop gain is out of control [26] , especially when large and ill-defined ETI associated with the use of dry electrodes. Common-mode feedback (CMFB) circuits solve this problem by feeding the CM signal back to the amplifier's input, instead of subject [19] . However, analog CMFB circuit [19] relies heavily on large passive components, and results in poor flexibility and area-efficiency. Alternatively, a digitally-assisted CMFB scheme [11] extracts the CM signal of all DAEs in digital domain, converts it back to analog signal via a DAC, and then feeds it back to each DAE. However, the latency induced by the bus significantly shifts the phase of the analog CMFB signal relative to the input CM signal. This results in reduced phase margin and may destabilize the CMFB loop. To mitigate this stability problem, the bandwidth and gain of CMFB loop have to be sacrificed [11] . Another major issue of all of these feedback-based approaches is their instability during the lead-off. Any electrode making poor electrical contact can cause the failure of the system since the common-mode extraction loop is broken [27] . The system utilizes a new CMFF scheme to improve the CMRR of two AEs, providing advantages over a previous CMFB scheme [11] in terms of CMRR bandwidth, power-efficiency and stability. Furthermore, this CMFF scheme is generic applicable to different types of AEs, such as inverting amplifiers [11] or non-inverting amplifier [5] , [9] , while the CMFF proposed in [5] is only suitable for non-inverting amplifiers. The key idea of the CMFF scheme (Fig. 11) is buffering the input CM signal to all of the DAEs before pre-amplification. As a result, the input CM signal is applied to the inverting inputs of all IAs via a buffer and their capacitively coupled DSLs. Therefore, the input CM signal to a pair of DAEs is compensated at their differential outputs, while their differential ExG amplification is not affected. This CMFF scheme has another major advantage, the buffered CMFF signal is applied to all DAEs via a very low impedance, which reduces the noise and interference pick-up from the environment, similar to the principle of active electrode.
On the detailed implementation (Fig. 11) , the input CM signal can be acquired from an additional electrode, or simply from the reference electrode, or from any one of the signal electrodes. This flexible selection is based on the fact that DAEs' input CM signals picked up from the environment are quite similar. On extreme cases where the electrodes are placed far from each other, several local CMFF schemes can be used for different groups of DAEs. Fig. 12 shows the measured differential-mode gain and common-mode gain of a pair of DAEs, with different series resistors (0 , 50 k , and 800 k ) to mimic different electrode types and their impedance mismatch [28] . The CMFF scheme significantly boosts the CMRR of an AE pair from 40 dB to 102 dB (at 50 Hz). When increases, the CMFF is less effective due to the attenuation of the CMFF signal and the larger mismatch between AEs.
VI. MEASUREMENT SUMMARY
A. Measurement of Performance
The DAE (Fig. 13 ) was implemented in a standard TSMC 1P6M 0.18 m CMOS process, and occupies an area of 15.8 mm . Each chip consumes 58 A from a 1.8 V core supply, excluding the interface. Each ExG channel (consisting of two DAEs) shows a 60 nV/sqrt(Hz) input-referred noise density (Fig. 14) , and stays constant over mV electrode offset with respect to subject bias (Fig. 15) . Each DAE has an input current noise density of 20 fA/sqrt(Hz) at a chopping frequency of 4 kHz (Fig. 16) , and an input impedance of 100 M at 50 Hz (Fig. 17) . The DAE can measure up to 400 k resistance (Fig. 18 ) at 1 kHz (at gain of 140), this was measured by connecting multiple test resistors to the input of a DAE. Table I summarizes the IC's performance. The analog performance is competitive to the state-of-the-art, in terms of the DC-coupled feature, noise, electrode offset tolerance, input impedance and CMRR. Besides, the major merit of the proposed DAE system is the AE based architecture, a built-in digital interface, and inter-chip CMRR boosting scheme. These eliminate the need for additional analog back-end circuitry, and enables a cost-efficient manner for multi-channel ExG acquisition.
B. Multi-Parameter ExG Measurement
Simultaneous single-channel ECG, EMG and EOG measurements are performed to demonstrate the DAEs' capability of multi-parameter acquisition. Five (wet) electrodes are attached on a subject's chest and forehead (Fig. 1) , and connected to DAE test boards via cables. For simplicity, the CMFF buffer's input is connected to the reference electrode in all measurements. Fig. 19 shows the several types of physiological behaviors acquired by the DAEs system, such as heartbeat (ECG), face muscle movement (EMG) and eyes blinking (EOG). In order to measure EEG on scalp, five DAE test boards are connected in a daisy chain and attached to an EEG headset (Fig. 20) . The bias-, reference-, and signal-electrodes are placed at , and , based on standard 10-20 electrode EEG system. Fig. 21 shows alpha activity around 12 Hz are clearly distinguished between periods of eyes open and eyes closed, when dry electrodes are used. Fig. 22 shows 1-lead ECG measured on subjects' wrists to demonstrate the benefit of the CMFF. After enabling the CMFF scheme, the 50 Hz interference picked up from the same environment is significantly reduced. 23 shows the simultaneous recording of single-channel ECG and ETI (on the chest). When one electrode is disconnected from the subject, the ECG output is lost and the ETI output saturates. After re-connecting the electrode, both ECG and ETI recovers back. This indicates the ETI output can be also used for instant lead-on and lead-off detection.
VII. CONCLUSION
A DAE incorporates amplifiers, an ADC, and a digital interface on a single-chip. The functionally DC-coupled IA maximizes performance tradeoffs (between noise, electrode offset tolerance, input impedance, and power) and enables the practical use of dry electrodes. The use of a CMFF scheme between DAEs ensures a maximum 102 dB CMRR at 50 Hz. The highly integrated DAE eliminates the need of a back-end analog signal processor, and enables multi-channel multi-parameter biopotential signal acquisition via bus. These features significantly reduce system complexity/cost and enable true modularity of the IC.
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